PAGE CONTENTS
Objectives
This activity aims at the development of a fully European source of high performance monolithic switchable VCO bank based on SiGe technology.
The objective of the activity is the design, manufacture and test of two alternative chip-on-board (COB) low-noise monolithic switchable VCO banks covering a frequency range from 1.25 to 3.3 GHz.
Plan
In the Phase 1 the project carries out analyses of the literature and existing technologies, suggestions for the VCO topologies will be given and additional solutions will be explored. Modelling of all functional blocks and parts of the switchable VCO bank and model validation will be carried out. The models will allow for quantitative prediction of the SiGe VCO block performance.
Phase 2 will focus on design, manufacturing and testing of two VCO blocks.
All major technological development steps are documented and followed by review meetings. Two type of SiGe VCO blocks are manufactured and tested.
Current Status
Project completed:
- All implementation and integration work is completed.
- Measurement results deduced, evaluated and validated.
- Testbed (evaluation board) delivered to ESA.
Final presentation including demonstrations with the testbed has been given.
