DVB-S2x Software Modem (SOMO)

- Wideband DVB-S2x Software Demodulator Running on CPU and/or GPU on Consumer Hardware Platforms

STATUS | Completed
STATUS DATE | 21/12/2024
ACTIVITY CODE | 7B.058
DVB-S2x Software Modem (SOMO)

Objectives

Nowadays, the modem part of the user terminals for Satcom market is implemented on dedicated hardware components, which brings a number of constraints, such as customised production and long development cycle time, among others. There are certain Satcom market areas (e.g. automotive, IoT, multicast, VSAT) where user terminals could benefit from the use of a software modem implementation running in already existing general purpose computing hardware, thus with lower development cycle and costs.

In the activity, a fully software-defined wideband DVB-S2X demodulator prototype that runs on the CPU of consumer hardware platforms has been implemented. The focus has been on low-complexity and power-efficient algorithms optimized for the vector instruction sets of different CPU platforms. Intel and ARM-based CPUs like Apple’s M1 as well as Windows, MacOS and Linux are supported.

The software demodulator prototype supports the full range of normative DVB-S2 and DVB-S2x MODCODs, including time slicing capabilities (defined in EN 302 307-1 Annex M). The architecture of the software is modular and flexible and enables simple and effective customization to a wide range of different platforms and application scenarios.

Challenges

  • Comprehensive support of a wide range of MODCOD profiles and options fully compliant to the DVB-S2x standard.

  • SW Implementation minimizing computational resources while maintaining any combination of application specific data-rate and latency requirements.   

  • Scalable, modular and flexible SW design that allows execution on various consumer target platforms, simple upgrades and user-defined extensions.

System Architecture

Software defined and modular DVB-S2x demodulator consisting of the following components:

  • Matched filter

  • Carrier & frame acquisition

  • Timing, frequency and phase synchronization

  • LDPC decoder

  • BCH decoder

  • GSE decapsulator

Interfaces:

  • Sample input: DIFI. 

  • Packet output: Ethernet/IP

Plan

Milestones:

  • MS1    Requirements Review (RR)

  • MS2    Technical Baseline Review (TBR)

  • MS3    Critical Design Review (CDR)

  • MS4    Test Readiness Review (TRR)

  • MS5    Acceptance Review (AR)

  • MS6    Final Review (FR)

Current Status

Activity finished.